|       |       |       |       |     |    

Conferences -Admissions


S.No. Date Title
1 14 Jun 2017 A Five Day Faculty Development Program/Short Term Course on “Analog IC Design (AICD) - Circuit and Layout Design Methodologies using Cadence Design Flow” organized by Dept. of ECE, JNTUHCEH during 03rd-07th July, 2017
      National Portal of India Department of Higher Education |  Government of India, Ministry of Human Resource Development Telangana State Portal Higher Education